1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
//TEST:SIMPLE(filecheck=CHECK_GLSL): -target glsl -stage compute -entry computeMain
//TEST:SIMPLE(filecheck=CHECK_HLSL): -target hlsl -stage compute -entry computeMain
//TEST:SIMPLE(filecheck=CHECK_CUDA): -target cuda -stage compute -entry computeMain
//CHECK_GLSL-DAG: binding = 4, set = 2
//CHECK_GLSL-DAG: binding = 5, set = 1
//CHECK_GLSL-DAG: binding = 6
//CHECK_GLSL-DAG: binding = 7
//CHECK_GLSL-DAG: binding = 15
//CHECK_GLSL-DAG: binding = 12
//CHECK_HLSL-DAG: u4, space2
//CHECK_HLSL-DAG: u5, space1
//CHECK_HLSL-DAG: u6
//CHECK_HLSL-DAG: u7
//CHECK_HLSL-DAG: u9
//CHECK_HLSL-DAG: u12
//CHECK_CUDA-DAG: RWStructuredBuffer<int> [[BUFFER0:b0[_0-9]*]];
//CHECK_CUDA-DAG: RWStructuredBuffer<int> [[BUFFER1:b1[_0-9]*]];
//CHECK_CUDA-DAG: RWStructuredBuffer<int> [[BUFFER2:b2[_0-9]*]];
//CHECK_CUDA-DAG: RWStructuredBuffer<int> [[BUFFER3:b3[_0-9]*]];
//CHECK_CUDA-DAG: FixedArray<RWStructuredBuffer<int>, 2> [[BUFFER4:b4[_0-9]*]];
//CHECK_CUDA-DAG: FixedArray<RWStructuredBuffer<int>, 2> [[BUFFER5:b5[_0-9]*]];
//CHECK_CUDA: *(&([[GLOBALPARAMS:globalParams[_0-9]*]]->[[BUFFER0]])[int(0)]) = int(1);
//CHECK_CUDA: *(&([[GLOBALPARAMS]]->[[BUFFER1]])[int(0)]) = int(1);
//CHECK_CUDA: *(&([[GLOBALPARAMS]]->[[BUFFER2]])[int(0)]) = int(1);
//CHECK_CUDA: *(&([[GLOBALPARAMS]]->[[BUFFER3]])[int(0)]) = int(1);
//CHECK_CUDA: *(&([[GLOBALPARAMS]]->[[BUFFER4]][int(0)])[int(0)]) = int(1);
//CHECK_CUDA: *(&([[GLOBALPARAMS]]->[[BUFFER4]][int(0)])[int(1)]) = int(1);
//CHECK_CUDA: *(&([[GLOBALPARAMS]]->[[BUFFER5]][int(0)])[int(1)]) = int(1);
[[vk::binding(4,2)]]
RWStructuredBuffer<int> b0 : register(u4, space2);
RWStructuredBuffer<int> b1 : register(u5, space1);
RWStructuredBuffer<int> b2 : register(u6);
[[vk::binding(7,0)]]
RWStructuredBuffer<int> b3 : register(u7, space0);
[[vk::binding(15,0)]]
RWStructuredBuffer<int> b4[2] : register(u9);
RWStructuredBuffer<int> b5[2] : register(u12);
[numthreads(1, 1, 1)]
void computeMain(int3 dispatchThreadID : SV_DispatchThreadID)
{
int tid = dispatchThreadID.x;
b0[0] = 1;
b1[0] = 1;
b2[0] = 1;
b3[0] = 1;
b4[0][0] = 1;
b4[0][1] = 1;
b5[0][1] = 1;
}
|
